Fig. 1A PRIOR ART




Fig. 1B PRIOR ART




Fig. 2 PRIOR ART




Fig. 3A PRIOR ART







Fig. 3B PRIOR ART

TIMING	(1)	(2)	(3)	(4)	(5)	(6)
U PHASE DRIVE VOLTAGEVU	Vcc	Vcc	N. C.	GND	GND	N. C.
V PHASE DRIVE VOLTAGEV _V	GND	N. C.	Vcc	V _{cc}	N. C.	GND
W PHASE DRIVE VOLTAGEVW	N. C.	GND	GND	N. C.	V _{CC}	Vcc

Fig. 3C PRIOR ART







F i g . 6

ш						
V PHASE LINE	N	GND	GND	NC	Vcc	Vcc
V PHASE LINE 9b	Vcc	Vcc	NC	GND	GND	NC
U PHASE LINE 9a	GND	NC	Vcc	Vcc	NC	GND
START ING CURRENT	n ^	₩^->	₩ ←∩	^	>	N→N
STRT ING CURRENT PATTERN	PATTERN 1	PATTERN 2	PATTERN 3	PATTERN 4	PATTERN 5	PATTERN 6

Fig. 7

